Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

SONET/SDH Mapper

IP Vendor: 
Aliathon
IP Target Vendor: 
Altera
IP Type: 
Design
IP Category: 
Communication and Networking
IP Supported FPGA Device: 
Cyclone
Stratix
Stratix II
IP Description: 

"Features
Generates up to 12 VC payloads
VCs can be a mix of VC3 and VC4
Maps TUG3 into VC4 and TUG3 into VC3 or TUG3
Maps TUs (TU11, TU12, and TU2) into TUG2
TU type can be dynamically configured on a per TUG2 basis
TU3 within TUG3 is also supported, as is VC11 over TU12
Generates all TU pointers
Including the TU3 pointer for TU3 over TUG3
Inserts all lower-order path overhead
Calculates BIP-2 (B3 in the case of TU3 over TUG3)
Maps PDH signals into VC and TU payloads
All mappings for TU11, TU12, TU2, VC3, and VC4 are supported
Mapping type may be dynamically configured on a per-TU/VC basis
Accepts a multi-channel input of up to 336 TU payloads (TU11 over STM-4)
Plugs directly into SDH Framer core for a complete SDH solution
Also plugs into PDH Framer cores (E1/T1 and E3/T3)

Description
The Aliathon STM-0/1/4 (STS-1/3/12) Mapper core provides a flexible, resource-efficient, programmable logic based solution for SONET/SDH interfaces. The core supports all mappings (e.g., 336 TU11's in STM-4, 3 TU3's in STM-1, or any combination) and may be dynamically switched"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook