Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

SONET/SDH Framer

IP Vendor: 
Aliathon
IP Target Vendor: 
Altera
IP Type: 
Design
IP Category: 
Communication and Networking
IP Supported FPGA Device: 
Cyclone
Stratix
Stratix II
IP Description: 

"Features
Supports all SONET equivalents of SDH functionality
Generates SDH frames for STM-0/1/4
The core may be dynamically switched between SDH rates
Scrambles the SDH frames
Inserts regenerator section overhead and calculates B1 values
Inserts multiplex section overhead and calculates B2 values
Generates all AU pointers (up to 12 for VC3 over STM-4)
Inserts VC3, VC4, and VC4-4c, channelised and single-channel
All legal combinations of VCs are supported
VC settings may be dynamically reconfigured on a per VC basis
Generates B3 values for all VCs
Inserts higher order path overhead

Description
The Aliathon STM-0/1/4 (STS-1/3/12) Framer core provides a flexible, resource-efficient, programmable logic based solution for SONET/SDH interfaces. It supports both concatenated payloads (e.g., VC4-4c over STM-4) and channelized (e.g., multiple VC3s over STM-1). The core supports all of the specified rates and may be dynamically switched to any of those rates. The core is supported for Stratix® II, Stratix GX, and Cyclone™ FPGAs."

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook