What is your preferred platform for FPGA Design Flow ?:

Serial RapidIO x1 and x4 Endpoint Cores

IP Target Vendor: 
IP Type: 
IP Category: 
Bus Interface and IO
IP Description: 

1.2 GHz, 2.5 GHz, and 3.125 GHz serial specification support
Endpoint and switch application support
x1 and x4 serial interface support
Error management extensions
34-bit addressing
Legal data payload sizes up to 256 bytes
All transaction flows and priorities
Input/output and message-passing protocols
Advanced buffer management scheme
Receiver-controlled and transmitter-based flow control
Multicast event support
Compliant with RapidIO specification, revision 1.2"

Facebook  Twitter  Linkedin  YouTube      RSS


Check out FPGA related videos

Find Us On Facebook