Home
World's Largest FPGA/CPLD Portal

Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3694

Reed-Solomon Encoder

IP Vendor: 
Xilinx
IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Communication and Networking
IP Supported FPGA Device: 
Spartan-3
Spartan-3E
Spartan-IIE
Virtex
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-5 LX
Virtex-II
Virtex-II Pro
IP Description: 

"The Reed-Solomon Encoder LogiCORE module is a high speed, compact design that implements many different Reed-Solomon coding standards including G.709, DVB, ATSC, IEES, ITU-T J.83 and CCSDS. The core is fully synchronous, using a single clock, and supports continuous output data with no gap between code blocks. The core is parameterizable, allowing designers to control the symbol width and the code block length. This module supports shortened codes and any primitive field polynomial for a given symbol width. The core supports a user-configured generator polynomial.

Device Family Support

Virtex-5 LX

Virtex-4 FX

Virtex-4 LX

Virtex-4 SX

Virtex-II Pro

Virtex-II

Virtex

Spartan-3E

Spartan-3

Spartan-IIE

Key Features

Flexible RS Encoder meeting the requirements of most standards that employ RS codes including: IEEE 802.16, DVB-x, G.709, ETSI-BRAN, and CCSDS

Supports continuous output data with no gap between code blocks

Supports a code block length variable up to 4095 symbols with up to 256 check symbols

Code block length and number of check symbols can be varied dynamically on a block by block basis

Supports a symbol width from 3 to 12 bits and supports any primitive field polynomial for a given symbol width

Supports shortened codes

Efficiently handles multiple channels

Block length can be changed in real time"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook