Poll

What is your preferred platform for FPGA Design Flow ?
Windows
55%
Linux
36%
Solaris
1%
Mixed
2%
Other
1%
No preference
4%
Total votes: 4721

PIC16C55x Fast RISC Microcontroller

IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Embedded Processing
IP Supported FPGA Device: 
Spartan-3
Spartan-3E
Spartan-IIE
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-II Pro
IP Description: 

"The AllianceCORE DRPIC1655X is a low-cost, high performance, 8-bit, fully static soft IP Core, dedicated for operation with fast (typically on-chip) dual ported memory. The core has been designed with a special concern about low power consumption. DRPIC1655X soft core is software-compatible with the industry standard PIC16C554 and PIC16C558. It implements an enhanced Harvard architecture (i.e. separate instruction and data memories) with independent address and data buses. The 14 bit program memory and 8-bit dual port data memory allow instruction fetch and data operations to occur simultaneously. The advantage of this architecture is that instruction fetch and memory transfers can be overlapped by multi stage pipeline, so that the next instruction can be fetched from program memory while the current instruction is executed with data from the data memory. The DRPIC1655X architecture is 4 times faster compared to standard architecture. So most instructions are executed withi! n 1 system clock period, except the instructions which directly operates on program counter PC (GOTO, CALL, RETURN), this situation require the pipeline to be cleared and subsequently refilled. This operation takes additional one clock cycle.

Device Family Support

Virtex-4 FX

Virtex-4 LX

Virtex-4 SX

Virtex-II Pro

Spartan-3L

Spartan-3E

Spartan-3

Spartan-IIE

Key Features

Software compatible with industry standard PIC16C55X

Pipelined Harvard architecture 4 times faster compared to original implementation

35 instructions with 14 bit wide instruction word

Up to 32K bytes of internal Data Memory and up to 64K bytes of Program Memory

Configurable hardware stack

Power saving SLEEP mode

Fully synthesizable,static synchronous design with no internal tri-states; Technology independent source code; 1.4 GHz virtual clock frequency in a 0.18u technological process"

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook