What is your preferred platform for FPGA Design Flow ?:

PCI Target: 32-bit

IP Vendor: 
IP Target Vendor: 
IP Type: 
IP Category: 
Bus Interface and IO
IP Description: 


Available as 32/64-Bit PCI Bus and 32/64-Bit Local Bus
Available in Master/Target and Target Versions
PCI SIG Local Bus Specification, Revision 2.2 Compliant
64-Bit Addressing Support
Capabilities List Pointer Support
Parity Error Detection
Up to Six Base Address Registers (BARs)
Expansion ROM BAR Support
Fast Back-to-Back Transaction Support
Supports Zero Wait State Transactions
Special Cycle Transaction Support
Customizable Configuration Space
Up to 66MHz PCI
Fully Synchronous Design"

Facebook  Twitter  Linkedin  YouTube      RSS


Check out FPGA related videos

Find Us On Facebook