Poll

What is your preferred platform for FPGA Design Flow ?
Windows
55%
Linux
36%
Solaris
1%
Mixed
2%
Other
1%
No preference
4%
Total votes: 4790

PCI Express Complete Core x1, x4, x8

IP Vendor: 
Northwest Logic, Inc.
IP Target Vendor: 
Altera
IP Type: 
Design
IP Category: 
Bus Interface and IO
IP Supported FPGA Device: 
Cyclone
Cyclone II
Stratix
Stratix GX
Stratix II
Stratix II GX
IP Description: 

"Features
Combines Northwest Logic's PCI Express core and PCI Express back-end module for a complete, easy-to-use PCI Express solution
Built-in high-performance, multi-channel DMA engine and simple target and register interfaces
Available in x1, x4, x8 lane configurations
Supports integrated or external discrete PCI Express PHYs
Flexible data buffer sizing
Complete error-handling support
Comprehensive status port provides a wealth of diagnostic information that can be used for system-level debug and link stability monitoring
Push-button timing achieved with minimal routing constraints
Provided with a comprehensive source code PCI Express verification suite
Customization and integration services available
PCI Express base specification revision 1.1 compliant
Available with development boards
Core source code available
Fully validated, including PCI-Sig, nSys, NVS, Catalyst SpekChek, and Lecroy CTS certification
Available with Windows and Linux driver
Available with GUI for Windows
Included with reference design
Fast response and expert technical support provided by experienced Northwest Logic IP designers

Description
The Northwest Logic PCI Express Complete core combines the PCI Express core and PCI Express back-end module, creating a complete, easy-to-use PCI Express solution.

The PCI Express back-end functionality implements a complete back-end design that includes:

High-performance, multi-channel DMA engine that can be easily connected to SDRAM and other data sources
Complete target interface including packet decoding and generation of read completions while providing a simple user interface
Very simple, fixed-timing register interface for connection to user's registers
Using the PCI Express Complete Core eliminates the need for developing and implementing a separate back-end module, significantly reducing development time and risk

The PCI Express back-end functionality can also be licensed separately in source code, enabling you to customize it to your specific requirements.

The core is provided with PCI Express verification suite that emulates a root complex device enabling end-to-end simulation of a PCI Express design prior to use in hardware. The core has been extensively verified through ASIC-level test methodologies and has been integrated in a wide variety of applications.

Also available from Northwest Logic are PCI Express development boards that you can use to quickly prototype a complete PCI Express system. The PCI Express reference design, driver, and GUI are provided with the board.

Northwest Logic also provides customization and integration services to produce complete designs or sub-systems."

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook