What is your preferred platform for FPGA Design Flow ?:

DVB Remultiplexer 1-to-2

DVB Remultiplexer 1-to-2
IP Vendor: 
MVD Cores
IP Target Vendor: 
IP Code Language: 
IP Type: 
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Spartan-3A DSP
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-5 FXT
Virtex-5 LX
Virtex-5 LXT
Virtex-5 SXT
IP Description: 


The MVD DVB remultiplexer 1-to-2 core is a drop-in module for reducing the MPEG TS rate by filtering services selected by an external host controller.

  • The remultiplexer is managed by an external host via the RS232 link. The host is in charge to read the statistical data and to select the services to filter.
  • Generation of a new NIT follows 3 possibilities:
    • pass through of the current NIT
    • new one provided by the host
    • autogeneration of a simple one with channel numbering
  • Regeneration of PSI/SI tables PAT and SDT independtly of the output.
  • Large smoothing FIFO to optimize the bandwidth of the output rate.


  • Drop-in module for Virtex-5™, Virtex-4™ and Spartan™-3A_DSP FPGAs
  • 1 SPI input / 2 SPI outputs
  • Converts an MPEG TS mux rate into 2 independent MPEG TS mux rates
  • Management of PSI/SI tables (automatic tables generator) according to ETS300 468 and ISO 13818-1
  • Configurable via a RS232 link
  • Service filtering and insertion
  • Full PCR re-stamping
  • External or internal output mux rate
  • Statistical service in bandwidth estimation
  • Optimize output mux rate thanks to smoothing FIFO
  • Smoothing FIFO is implemented as block RAM (no need of external component)
  • Configurable size of the smoothing FIFO
  • Full synthesizable RTL design (not delivered) for easy customization
  • Netlist version available for ISE 10 and later

MPEG TS rate decrease by filtering services. 1 input / 2 outputs.

Facebook  Twitter  Linkedin  YouTube      RSS


Check out FPGA related videos

Find Us On Facebook