Poll

What is your preferred platform for FPGA Design Flow ?
Windows
55%
Linux
36%
Solaris
1%
Mixed
2%
Other
1%
No preference
4%
Total votes: 4723

DVB-C J.83 Annex A/C modulator

DVB-C J.83 Annex A/C modulator
IP Vendor: 
MVD Cores
IP Target Vendor: 
Xilinx
IP Code Language: 
VHDL
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Spartan-3
Spartan-3A
Spartan-3A DSP
Spartan-3E
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-5 FXT
Virtex-5 LX
Virtex-5 LXT
Virtex-5 SXT
IP Description: 

Description

The MVD DVB-C Modulator J.83 Annex A/C core is a drop-in module that includes the following functions:

  • Input data framer from DVB-SPI source (MPEG-TS flow)
  • J83AC modulator
    • Energy dispersal
    • Reed Solomon encoder
    • QAM symbol mapper
  • Programmable RRC filter for annex A and C
  • Flexible Digital Up Converter
  • Modulator for FI output
  • Output for simple DAC (14 bits) or complex DAC (2x16bits)

Features
 

  • ITU-T J.83 Annex A/C, DVB-C (ETS 300 429) compliant baseband transmitter for Cable Modem Termination Systems (CMTS)
  • Drop-in module for Spartan™-3/E/A, Virtex-4™ and Virtex-5™ FPGAs
  • Single clock (up to 140 MHz+ for Spartan-3™,  180 MHz+ for Virtex-4™ and Virtex-5™)
  • Robust SPI input (discarding of incorrect input packets)
  • PCR re-stamping
  • Supports programmable symbol rates
  • Programmable 16, 32, 64, 128 and 256 QAM Symbol Mapping
  • Intermediate frequency output for single DAC (14 bits) or complex DAC (2 x 16 bits)
  • Single channel - support for multiple channels
  • Full synthetizable RTL VHDL design (not delivered) for easy customization
  • Design delivered as Netlist
  • MER > 43 dB

 

The DVB-C J.83A/C cable modulator modules an MPEG-TS DVB-SPI input into a QAM-16/32/65/128/256 output in base band or IF.

Description

The MVD DVB-C Modulator J.83 Annex A/C core is a drop-in module for FPGA that includes the following functions:

  • Input data framer from DVB-SPI source (MPEG-TS flow)
  • J.83AC modulator
    • Energy dispersal
    • Reed Solomon encoder
    • Interleaver
    • QAM symbol mapper
  • Programmable RRC filter for annex A and C
  • Flexible Digital Up Sampler
  • Modulator for FI output
  • Output for simple DAC (14 bits) or complex DAC (2x16bits)

Features

  • ITU-T J.83 Annex A/C, DVB-C (ETS 300 429) compliant baseband transmitter for Cable Modem Termination Systems (CMTS)
  • Drop-in module for Virtex-6™, Virtex-5™, Spartan-6™ and Spartan™-3/E/A/ FPGA
  • Single clock (up to 140 MHz+ for Spartan-3/6™,  180 MHz+ for Virtex-5/6™)
  • Robust SPI input (discarding of incorrect input packets)
  • PCR re-stamping
  • Supports programmable symbol rates
  • Programmable 16, 32, 64, 128 and 256 QAM Symbol Mapping
  • Intermediate frequency output for single DAC (14 bits) or complex DAC (2 x 16 bits)
  • Single channel - support for multiple channels
  • Full synthetizable RTL VHDL design (not delivered) for easy customization
  • Design delivered as Netlist
  • MER > 42 dB

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook