Poll
What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278
Multiple Boundary Scan Port Addressable Buffer
IP Vendor:
Lattice
IP Target Vendor:
Lattice
IP Type:
Design
IP Category:
Bus Interface and IO IP Description:
The LSC BSCAN-1 is a multiple boundary scan test access port (TAP) addressable buffer function that can be accessed through a standard IEEE 1149.1 interface. With three Local Scan Ports (LSP), the BSCAN-1 function can be structured as hierarchical ports with the ability to add and remove local scan chains to improve test throughput. The LSP can also be accessed individually or in combination of two or three ports at a time to streamline the test flow of similar devices. As defined in IEEE Standard 1149.1, the instruction register and various test data registers can be scanned to exercise the functions of the LSC BSCAN-1. The 16-state state machine TAP controller provides the main control for the device.








