Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

Multi-standard ADPCM Encoder/Decoder

IP Target Vendor: 
Altera
IP Type: 
Design
IP Category: 
Communication and Networking
IP Supported FPGA Device: 
Acex 1K
Apex 20KC
Apex 20KE
Flex 10KE
IP Description: 

"The adaptive pulse code modulation (ADPCM) megafunction performs multi-channel duplex ADPCM coding in telecommunications applications. Most of the applications of the G.726 standard are in overload channel communication, i.e., carrying voice and data modem signals in DCME, particularly for modems operating in excess of 4,800 kbits per second. Most of the applications of the G.727 standard are in converting A- and µ-law PCM channels to and from variable-rate embedded ADPCM channels. The primary use of the megafunction in the G.727 and G.726 standard is for packetized speech systems, operating in accordance with the packetized voice protocol (PVP).

The ADPCM megafunction, which is optimized for the Altera FLEX 10K architecture, combines the algorithm and architecture research of Amphion with the performance and implementation advantages of the FLEX 10K family. The ADPCM megafunction is designed in a hierarchical manner to enable the high-quality implementation achieved in the lower-level blocks, such as multipliers and adders, to be carried through to the higher-level encoder and decoder blocks.

The megafunction ensures that products incorporating ADPCM can be delivered to market quickly and efficiently, and is parameterized to meet the target application operating requirements. The megafunction can be utilized for multi-channel encoding, multi-channel decoding, and multi-channel duplex coding.

The multi-standard ADPCM megafunction’s functionality and timing are verified using ITU standard test sequences. Amphion provides test vectors, full documentation, and technical assistance to help designers embed the megafunction into their projects.

When instantiating the ADPCM megafunction, the control bits can be used to select the desired coding rate. Depending on the coding rate selected, the function may use less logic. The Altera software automatically minimizes the design, removing any unused logic.

The G.726 standard is a fixed ADPCM algorithm for conversion to and from 64 kbits per second and 40, 32, 24, and 16 kbits per second. The algorithms of the G.727 standard quantize the signal into function and enhancement bits. The function bits are used for precision while the enhancement bits are used to reduce the quantization noise in the reconstructed signal. The function bits must reach the decoder, but the enhancement bits can be discarded to alleviate congestion. (The G.726a and G.727a represent modifications to the standards.)"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook