Home
World's Largest FPGA/CPLD Portal

Poll

What is your preferred platform for FPGA Design Flow ?:

MPEG-4 Video Compression Encoder

IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Spartan-3
Virtex-II
Virtex-II Pro
IP Description: 

"The AllianceCORE MPEG-4 Video Compression Encoder from 4i2i is a fully pipelined dedicated video compression engine capable of supporting several popular video standards. The core reads a video frame from memory and outputs an encoded bit stream (and decoded reference picture) back to memory. Host processor requirements are minimal and only 7 registers (specifying the frame locations and coding options) need be programmed once at the beginning of each frame. The core requires a single memory component preferably clocked at the same speed as the core itself. The core can generally share this memory with the host and capture components with no loss of performance.

Device Family Support
# Virtex-II Pro
# Virtex-II
# Spartan-3

Key Features
# Full MPEG4 short header / H.263 support.
# Options for MPEG4 Simple & Advanced Simple profile modes
# Partial MPEG1, MPEG2 support
# Throughput PAL (704x576x25fps) or NTSC (704x480x30fps) at 58MHz
# Biased +/-16 x 8 log search integer pixel motion estimator
# Biased +/-1/2 x 1/2 full search half pixel motion estimator
# Flat asymetric quantiser"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook