Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3277

Motion JPEG Encoder (CS6100)

IP Target Vendor: 
Altera
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Cyclone
Cyclone II
Stratix
Stratix II
IP Description: 

"Features
Single sample/clock cycle processing
Fully compliant with the baseline Joint Photographic Experts Group (JPEG) standard
Able to process 1.5 Megapixel color images at full frame rate
Fully synchronous operation
Continuous streaming mode
Variable image mode
Zero-power standby mode
Four programmable quantization tables
Four programmable Huffman coding tables
Bit-rate control for dynamic output rate stabilization (patent pending)
Color formats: RGB, YUV, YcbCr, CMYK, and grayscale
Horizontal and vertical sub-sampled input supported
Interleaved/non-interleaved scans
Supports standard and abbreviated JPEG formats
On-board configuration data memory

Description
The CS6100 motion JPEG (M-JPEG) encoder is a highly integrated JPEG encoder suitable for a wide range of imaging applications. Designed for continuous data flow with one image sample per clock cycle and without host microprocessor intervention, the CS6100 can address the most demanding frame-based video compression applications. In addition, it is ideal for low-power applications where, once configured, it can be stopped and restarted instantaneously. The fully synchronous, highly autonomous design requires no software overhead. A rich feature set includes an adaptive-feedback bit rate control (BRC) mechanism (patent pending), multiple real-time selectable coding tables, manual and automatic configuration modes, and on-board configuration memory.

Image source data in any color space format is input to the CS6100 in block data format. The CS6100 can process up to 255 color components in an unlimited number of scans per image (each scan can contain between one and four color components). The image samples are compressed according to user definable quantization and Huffman coding parameters. Built-in bit rate control circuitry is selectively employed for bandwidth-constrained applications. The CS6100 outputs an ISO/IEC 10918-1-compliant data stream. Separate configuration, parameter extraction, and test access ports provide high visibility and flexible control for ease of integration into the complete system-level design.

The CS6100 is aimed at a broad range of high performance/low cost consumer and professional imaging applications, including:

Digital still camera
Consumer webcam
Office automation equipment—digital photocopier, printer
Handheld scanner
Remote surveillance
Robot inspection
Earth observation—weather satellite
Professional/studio video—editing, production
Video conference—full duplex (with the Amphion CS6150 core)"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook