Poll
Motion JPEG CODEC (CS6190)
"Features
Single sample per clock cycle processing
Fully compliant with the baseline Joint Photographic Experts Group (JPEG) standard
Able to compress and decompress 800-k pixel color images at full frame rate
Fully synchronous operation
One symbol per clock cycle Huffman-decoding capability
No requirement for microprocessor control or pre-processing
Simple first-in first out (FIFO)-like interface for JPEG decoding stream input
Decodes tables and parameter information from JPEG bitstream
Encoding and decoding parameters, such as image size, made available for controlling peripherals, including raster to block converter
Processes images up to 64K by 64K
Support for all interleaved and non-interleaved scans
Half duplex: encode or decodeâ€â€Âideal for non-simultaneous record-then-playback or store-then-retrieve
Bit-rate control for dynamic output rate stabilization
Zero power standby mode"
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |