Poll

What is your preferred platform for FPGA Design Flow ?
Windows
55%
Linux
36%
Solaris
1%
Mixed
2%
Other
1%
No preference
4%
Total votes: 4782

JPEG, Motion Decoder

IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Spartan-3
Virtex-II
Virtex-II Pro
IP Description: 

"The JPEG, Motion Decoder (CC6150) is a highly integrated virtual component solution for leading-edge image decompression applications. Its high performance is capable of sustaining data rates of over 96 megasamples/sec delivering full motion, full color video images up to 2 megapixels . Fully compliant with the baseline JPEG standard, the decoder delivers the optimal performance and low cost that only an application specific virtual component (ASVC) can provide, making it the ideal solution for consumer video recording and office automation equipment. When used in conjunction with the companion encoder it provides the heart of a high performance video storage or broadcast system. The core has been handcrafted by Amphion to deliver high performance with low-power and minimal silicon area.

Device Family Support
# Virtex-II Pro
# Virtex-II
# Spartan-3

Key Features
# High Performance; sustained 96 Msamples/second decoding, single sample per clock cycle processing
# Low Power; fully synchronous operation, zero-power Standby Mode
# Fully compliant with baseline JPEG standard ISO/IEC 10918-1/2, supports for all interleaved and non-interleaved scans, supports image sizes to 64k x 64k, support for 4 user-defined Huffman tables and 4 programmable quantization tables
# Autonomous Operation; simple FIFO-like interface for JPEG decoding stream input, no requirement for micro-processor control or preprocessing, decodes tables and parameter information from JPEG bitstream
# Ease of Integration; tapeout-ReadyTM Firm-IP targeted netlist"

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook