Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

JPEG, Motion Codec V1.0

IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Spartan-3
Spartan-IIE
Virtex-II
Virtex-II Pro
IP Description: 

"The JPEG, Motion Codec V1.0 (CS6190) is a highly integrated virtual component solution for leading edge image compression and decompression applications. Its high performance is capable of sustaining data rates of over 53 mega-samples/sec delivering full motion, full color video images up to 2 megapixels. The core provides both encoding and decoding functions in a highly integrated, compact solution. It delivers the optimal performance and low cost that only an application specific virtual component (ASVC) can provide, making it the ideal solution for consumer video recording and office automation equipment. The core has been handcrafted by Amphion to deliver high performance with low-power and minimal silicon area.

Device Family Support
# Virtex-II Pro
# Virtex-II
# Spartan-3
# Spartan-IIE

Key Features:-
# High Performance sustained 53 samples/second encode and decode; single sample per clock cycle processing, one symbol per clock cycle, Huffman decoding capability
# Fully compliant with baseline JPEG standard ISO/IEC 10918-1/2; support for all interleaved and non-interleaved scans, support for 64k x 64k frame dimension
# Highly integrated encoder/decoder functions allow lowcost, high-resolution document processing
# Low cost, low power, highly integrated designs bring consumer devices such as digital video recorders to the mainstream
# Ultra-high performance enables high-speed, high-resolution copying
# Rich feature set maximizes system functionality"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook