Home
World's Largest FPGA/CPLD Portal

Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3713

JPEG, Codec

IP Vendor: 
CAST, Inc.
IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Spartan-3
Spartan-3E
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-II
Virtex-II Pro
IP Description: 

"Implements a high-performance, half-duplex image or video encoder/decoder (codec) that complies with the baseline ISO/IEC 10918-1 JPEG standard. One of the fastest available JPEG cores, the JPEG-C provides a high-performance solution for a variety of image and video decompression applications. It can, for example, encode or decode over 30 frames/sec of 4:3 HDTV, 1440x1152, 4:2:0. In addition to processing baseline JPEG streams, the core can compress or decompress non-standard motion JPEG streams. It also has two options. Encoding can be enhanced with an optional add-on bit-rate control block, which may benefit applications that have tight bandwidth constraints. Decoding may be enhanced with an optional IDCT block that enables down-scaling in the frequency domain, a feature that allows decompression at various resolutions from the same compressed stream. The core includes FIFO-like pixel and stream input/output interfaces, and other standard interfaces (e.g. AMBA) are also a! vailable. The core is designed for reliability and ease of integration, and has been proven in a number of ASIC and FPGA designs. The deliverables include a software bit-accurate model that facilitates system-on-chip verification.

Device Family Support
# Virtex-4 FX
# Virtex-4 LX
# Virtex-4 SX
# Virtex-II Pro
# Virtex-II
# Spartan-3E
# Spartan-3

Key Features
# Programmable Huffman Tables (2 DC, 2 AC) and quantization tables (4).
# Up to 4 color components (optionally extendable to 255 components) and any image size up to 64k x 64k
# Motion JPEG encoding/decoding; Rate-Control (optional); Decompressing at various resolution via downscaling in the frequency domain (optional)
# Supports all possible scan configurations and all baseline JPEG formats for input/output data
# Single clock per input sample for encoding
# Encoding: Fully programmable through standard JPEG stream marker segments
# Decoding: Automatic self-programming by JPEG stream headers parsing"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook