Poll

What is your preferred platform for FPGA Design Flow ?
Windows
55%
Linux
36%
Solaris
1%
Mixed
2%
Other
1%
No preference
4%
Total votes: 4723

BA109 - JPEG 2000 decoder - Multi-channel HD/DCI

Block diagram of BA109 - JPEG 2000 decoder
IP Vendor: 
Barco-Silex
IP Code Language: 
VHDL
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Arria GX
Stratix III
Virtex-5 FXT
Virtex-5 LX
Virtex-5 LXT
Virtex-5 SXT
IP Description: 

Capitalizing on its long-term experience with JPEG 2000 hardware coding, Barco Silex offers a large JPEG 2000 portfolio including this compact real-time hardware decoder engine that is optimized for Digital Cinema (DCI) and High-Definition (HD) video applications.
The core architecture offers a flexible and high-speed solution to the challenges of digital cinema, broadcast and post-production applications. The BA109 is able to sustain the high decoding requirements of the large DCI frame formats, including 4096x2160 resolution and frame rates up to 48 frames per second.

The BA109 IP core is a JPEG 2000 hardware decoder dedicated to DCI (Digital Cinema Initiatives) and HD video applications. It decodes streams compliant with the ISO/IEC 15444-1 specification (JPEG 2000). It is compliant with the DCI recommendation for video coding. The BA109 performs JPEG 2000 decoding on large un-tiled color frames with 4:4:4 or 4:2:2 sub-sampling.

The core performs the complete video decompression operations of the normalized decoding process:
• Stream parsing and header decoding
• Entropy decoding
• Inverse quantization
• Inverse discrete wavelet transform (IDWT)
• Inverse color transform (ICT/RCT)

The BA109 takes a JPEG 2000 j2c file and generates decoded samples at its output interface with up to 12 bits per color sample.

The IP core is optimized for speed and is able to deal with the demanding DCI and HD processing requirements: it is able to provide a single-FPGA solution for all [email protected], [email protected], [email protected], [email protected], [email protected], 720p30/60, 1080i and 1080p30/60 distributions.

The flexible FPGA architecture allows the user to build a secure decoder by integrating Barco Silex cryptography products (DCI AES).

Multi-channel HD/DCI JPEG 2000 decoder IP

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook