Home
World's Largest FPGA/CPLD Portal

Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3694

CEATA Controller

IP Target Vendor: 
Xilinx
IP Code Language: 
Verilog
IP Type: 
Design
IP Category: 
Memory Interface and Storage Element
IP Supported FPGA Device: 
Spartan-3
IP Description: 

iW-CEATA Controller is an interface between i.MX27 processor and CEATA Device. CEATA is the interface standard that was derived from MMC with the addition of ATA commands, small form factor and power conscious designs used in the latest consumer electronic devices, portable media players, cellphones and other handheld and gaming designs.

Features :

o This is compliant to CE-ATA Digital Protocol Revision 1.1
o This can be used in 1 bit or 4 bit or 8 bit bus width configurations.
o Operates with an input frequency of 50MHz.
o The host clock rate is variable between 200KHz to 50MHz.
o Supports block lengths of 512 bytes, 1Kbytes and 4Kbytes.
o CRC generation / checking supported for both command and data transfer. CRC7 for command transactions and CRC16 for data transactions.
o Provides handshake signals during DMA transfers.
o It has an asynchronous interface to IMX27 processor.
o Timeout error indication supported.

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook