Poll

What is your preferred platform for FPGA Design Flow ?:

ID-DVBS2-FEC - Complete DVB S2 encoder core

IP Code Language: 
VHDL
IP Type: 
Design
IP Category: 
DSP - Digital Signal Processing
IP Description: 

The DVB-S2 FEC Encoder core provides a complete Forward Error Correction (FEC) encoding solution for this standard.

The core consists of Outer (BCH), Inner (LDPC) encoding and bit-interleaving stages.

This core supports all modulation types (QPSK, 8PSK, 16APSK or 32APSK) and all code rates.

Facebook  Twitter  Linkedin  YouTube      RSS

 

Find Us On Facebook