Home
World's Largest FPGA/CPLD Portal

Poll

What is your preferred platform for FPGA Design Flow ?:

I2C-Bus Controller Serial EEPROM

IP Vendor: 
Lattice
IP Target Vendor: 
Lattice
IP Type: 
Design
IP Category: 
Bus Interface and IO
IP Description: 

This I2C-Bus controller provides an interface between standard microprocessors and I2C Serial EEPROM devices. It is intended to be a simple controller providing random reads cycles only. SDRAM modules implement a Serial EPROM that supports the I2C protocol. Typically, serial EPROMS are programmed at board assembly time and store configuration information, which is read by a microprocessor during power-up. This design assumes the reader has experience with I2C controllers.

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook