Poll
I2C-Bus Controller Serial EEPROM
This I2C-Bus controller provides an interface between standard microprocessors and I2C Serial EEPROM devices. It is intended to be a simple controller providing random reads cycles only. SDRAM modules implement a Serial EPROM that supports the I2C protocol. Typically, serial EPROMS are programmed at board assembly time and store configuration information, which is read by a microprocessor during power-up. This design assumes the reader has experience with I2C controllers.
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |