Poll
HDLC Controller
HDLC is the abbreviation for High-Level Data Link Control published by the International Standards Organization (ISO). This data link protocol is located at the link layer (layer 2) of the 7-layer OSI reference model. Today, a variety of link layer protocols such as LAPB, LAPD, LLC and SDLC are all based on the HDLC protocol with a few modifi- cations. These single-channel and multi-channel HDLC controller reference designs, targeted for the ispMACH 4000 and 5000VG families respectively, can easily be used or modified for these HDLC applications. The netlist files include .BL1 files for ispMACH 4000 and 5000VG, .LD1 files for ispXPGA, and .NG0 files for ORCA family support.
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |