Poll

What is your preferred platform for FPGA Design Flow ?:

H.264 Encoder, Baseline Multichannel HD

IP Vendor: 
CAST, Inc.
IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Spartan-3
Spartan-3E
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-II
Virtex-II Pro
IP Description: 

"The H264-E implements an independent hardware encoder for the H.264 Advanced Video Coding (AVC) Baseline profile video compression algorithm (level 4.1). It can process up to 32 frame-multiplexed video channels; and each channel may have its own resolution and frame rate. Designed for high quality output, performance and area efficiency, and application flexibility, the core can encode video from QCIF resolution for mobile phones (176x120 pixels) at 15 frames per second(fps) all the way up to the HDTV resolution needed for future Blu-ray DVDs (1920x1080 pixels, progressive) at 30 frames per sec. The core features a simple, flexible, 32-bit external memory interface that makes the core independent of memory type—supporting SRAM, SDRAM, or DDRAM—and tolerant of the large delays and latencies typical of a shared bus architecture such as AMBA™. The interfaced memory can also operate at a different speed than the core itself, saving considerable resources and making the core well-suited to an SoC where the bus is typically shared with the CPU and other cores. Highly flexible, the core can be configured for one - slice video encoding, making its output suitable for the main profile decoders typical of digital television applications.

Device Family Support
# Virtex-4 FX
# Virtex-4 LX
# Virtex-4 SX
# Virtex-II Pro
# Virtex-II
# Spartan-3L
# Spartan-3E
# Spartan-3

Key Features
# Independent hardware encoder processes video without assistance of a microprocessor.
# Flexible output: Constant Bit Rate (CBR) for applications with limited bandwidth, or Variable Bit Rate (VBR) for low latency and detailed images in fast-changing scenes.
# Motion vector up to -16.00/+15.75 pixels (search area is 32x32 pixel wide down to quarter pixel).
# Supports most intra 4x4 and all intra16x16 modes.
# Supports multiple slices for better error resilience.
# Block skipping logic for lower bit rate.
# Deblocking filter for better quality, especially at low bit rates."

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook