What is your preferred platform for FPGA Design Flow ?:

Floating-Point Pipelined Divider Unit

IP Target Vendor: 
IP Type: 
IP Category: 
IP Supported FPGA Device: 
Stratix II
Stratix II GX
Stratix III
IP Description: 

Fully complies with IEEE-754 specification
Single-precision real-format support
Simple interface
No programming required
Fifteen levels of pipelining
Fully accurate and precise
Results available at every clock
Overflow, underflow, and invalid operation flags
Fully configurable
Fully synthesizable, static-synchronous design with no internal tri-states
The DFPDIV megafunction uses the pipelined mathematics algorithm to divide two arguments. The input number format complies with the IEEE 754 specification, and the function supports single-precision real numbers. The divide operation is pipelined to 15 levels, and the input data is fed in at every clock cycle. The first result appears after 15 clock periods of latency, and the subsequent results are available at each clock cycle."

Facebook  Twitter  Linkedin  YouTube      RSS


Check out FPGA related videos

Find Us On Facebook