What is your preferred platform for FPGA Design Flow ?:

Floating-Point-to-Integer Pipelined Converter

IP Target Vendor: 
IP Type: 
IP Category: 
IP Supported FPGA Device: 
Stratix II
Stratix II GX
Stratix III
IP Description: 

Full IEEE-754 compliance
Single-precision real input numbers
Double word output numbers (up to 4 bytes)
Simple interface
No programming required
Two levels of pipelining
Full accuracy and precision
Results available at every clock
Overflow, underflow, and invalid operation flags
Fully configurable
Fully synthesizable, static-synchronous design with no internal tri-states
The DFP2INT megafunction supports single-precision real numbers and double-word integers up to 4 bytes. The convert operation is pipelined to two levels, and the input data is fed in at every clock cycle. The first result appears after two clock periods of latency, and the subsequent results are available at each clock cycle."

Facebook  Twitter  Linkedin  YouTube      RSS


Check out FPGA related videos

Find Us On Facebook