Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

Fast Page Mode SDRAM Controller

IP Vendor: 
Lattice
IP Target Vendor: 
Lattice
IP Type: 
Design
IP Category: 
Memory Interface and Storage Element
IP Description: 

Fast page mode DRAM offers improved speed over standard DRAM. When memory access is performed within the same address row (page), a single precharge is required for only the first access. Subsequent access within the page can then be made without the time penalty of additional precharge cycles. Although it has lost popularity in some areas to faster technologies such as double data rate (DDR) SDRAM, FPM DRAM is still a very cost-effective solution when the highest performance is not required.

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook