Poll
Dynamic Block Reed-Solomon Encoder
3- to 12-bit Symbol Width
Configurable Field Polynomial
Configurable Generator Polynomial: Starting Root and Root Spacing
User-defined Codewords
Maximum of 4095 symbols
Maximum of 256 check symbols
Shortened codes
Selectable following Communications Standards
OC-192
DVB
CCSDS
ATSC
IEEE 802.16-2004 WirelessMAN-SCa/OFDM
IEEE 802.16-2004 WirelessMAN-SC
Fully Synchronous
Registered Input Selection
Systematic Encoder
Full Handshaking Capability
Dynamically Variable Block Size
Dynamically Variable Check Symbols
Dynamically Variable Check Symbols Puncturing
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |