Poll
Discrete Cosine Transform, 2D Inverse (IDCT)
"The CAST IDCT coreimplements the 2D Inverse Discrete Cosine Transform on an 8x8 block of coefficients. Hence, it is appropriate for IDCT-based image or video decoders and can be used as a core for JPEG, MPEG1, MPEG2, MPEG4, H.261, and H.263 standards. It is based on the row-column computational architecture. The design is fully synchronous with positive-edge clocking and no internal tri-state buffers. It offers high performance while maintaining a low gate count and can be used in any multimedia, digital video, and digital printing applications. Available under the terms of the SignOnce IP License.
Device Family Support
# Virtex-II
# Virtex-E
# Virtex
# Spartan"
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |