Poll

What is your preferred platform for FPGA Design Flow ?
Windows
55%
Linux
36%
Solaris
1%
Mixed
2%
Other
1%
No preference
4%
Total votes: 4815

DI2CM: I2C Bus Interface - Master

IP Vendor: 
Digital Core Design
IP Target Vendor: 
Lattice
IP Type: 
Design
IP Category: 
Bus Interface and IO
IP Description: 

"Features
Conforms to v.2.1 of the I2C specification
Master operation
Master transmitter
Master receiver
Support for all transmission speeds
Standard (up to 100 kb/s)
Fast (up to 400 kb/s)
High Speed (up to 3,4 Mb/s)
Arbitration and clock synchronization
Support for multi-master systems
Support for both 7-bit and 10-bit address-ing formats on the I2C bus
Interrupt generation
Build-in 8-bit timer for data transfers speed adjusting
Host side interface dedicated for micro-processors/microcontrollers
User-defined timing (data setup, start setup, start hold, etc.)
Fully synthesizable
Static synchronous design
Positive edge clocking and no internal tri-states
Scan test ready
Applications
Embedded microprocessor boards
Consumer and professional audio/video
Home and automotive radio
Low-power applications
Communication systems
Cost-effective reliable automotive systems"

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook