Poll

What is your preferred platform for FPGA Design Flow ?
Windows
55%
Linux
36%
Solaris
1%
Mixed
2%
Other
1%
No preference
4%
Total votes: 4724

PowerQUICCII Local Bus BFM

IP Vendor: 
Develeast
IP Code Language: 
VHDL
IP Type: 
Verification
IP Category: 
Bus Interface and IO
IP Description: 

KEY FEATURES:
- Support for General-Purpose Chip-Select Machine (GPCM Mode)
- Support for User-Programmable Machines (UPM Mode)
- Integrated Timing Checks (setup and hold)
- Integrated Timing Delays (clock to output)
- Simple interface (call to procedures/functions)
- Behavioral design (increased simulation speed)

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook