Poll

What is your preferred platform for FPGA Design Flow ?:

Interrupt Controller

IP Vendor: 
Develeast
IP Code Language: 
VHDL
IP Type: 
Design
IP Category: 
Embedded Processing
IP Description: 

KEY FEATURES:
- Design Assurance Level A according to RTCA DO-254/ED-80 (April, 2000)
- Configurable number of channels (no limit)
- Independently configurable interrupt sources (level/edge, active high/low)
- Single interrupt output (configurable active high/low)
- Static priority
- Simple interface to user's logic
- TMR coded for SEU immunity (optional)
- Technology independent (can be synthesized to any FPGA/CPLD vendor)

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook