Poll

What is your preferred platform for FPGA Design Flow ?:

CAN ISO16845 Test Bench

IP Vendor: 
Develeast
IP Code Language: 
VHDL
IP Type: 
Verification
IP Category: 
Bus Interface and IO
IP Description: 

KEY FEATURES:
- Supports CAN VERSION € {A, B, BP}
- Implements the Test Cases described in the ISO 16845:2004(E)
- Fully user programmable (TSYS, TQ, Phase_Seg1, Phase_Seg2, SJW, IPT, NDATA)
- Integrated Menu for test selection
- Easy to integrate with user's CAN Implementation
- Behavioral design (increased simulation speed)

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook