Poll

What is your preferred platform for FPGA Design Flow ?:

ARINC 429 Receiver BFM

IP Vendor: 
Develeast
IP Code Language: 
VHDL
IP Type: 
Verification
IP Category: 
Bus Interface and IO
IP Description: 

KEY FEATURES:
- Compliant to ARINC Specification 429-17 (May 17, 2004)
- Configurable data rate
- Configurable tolerances (independent for TimeX and TimeY)
- Multiple error checking (frequency, gap, parity and form)
- Simple interface (easy to integrate in existing test benches)
- Technology independent (can be used with any simulation tool)

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook