Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

CUSB2: USB 2.0 Device Controller Core

IP Vendor: 
CAST, Inc.
IP Target Vendor: 
Lattice
IP Type: 
Design
IP Category: 
Bus Interface and IO
IP Description: 

"Features
Full compliance with the USB 2.0 specification
Control endpoint 0 - fixed 64 Bytes size
Configurable for up to 15 IN and 15 OUT endpoints
Configurable/programmable number and size of endpoints
Configurable/programmable single, double, triple or quad buffering
Programmable type of end-points
UTMI Transceiver Macrocell Interface
Configurable 8-, 16-, or 32-bit microprocessor interface
Easy integration with a wide range microprocessors and bus architectures
Interrupt request signals for application microprocessor
Interrupt vector for autovec-tored interrupts
Direct access to the endpoints buffers via configurable 8-, 16-, or 32-bit Slave FIFO interface
Ready for external DMA module
Synchronous RAM interface for FIFOs
Suspend and resume power management functions
Remote Wake-Up function
Optional configura-tion/ Enumeration FSM can be added before delivery
Support for USB standard re-quests (described in Chapter 9 of the USB Specification)
Interface for asynchronous ROM with the USB function descriptors
Optional support for Philips ISP1501 USB2.0 Transceiver can be added before delivery
Applications
Embedded microcontroller systems
Communication systems"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook