Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

CUSB: USB 1.1 Device Controller Core

IP Vendor: 
CAST, Inc.
IP Target Vendor: 
Lattice
IP Type: 
Design
IP Category: 
Bus Interface and IO
IP Description: 

"Features
Serial Interface Engine
Support full speed devices
Extraction clock and data signals in internal DPLL
NRZI decoding/encoding
Bit stuffing/stripping
CRC checking/generation
Interface for an external transceiver
Up to 31 configurable endpoints
Support control transfers by endpoint
Support bulk, interrupt and isochronous transfers
Double buffering for isochronous endpoints
Programmable double buffering for bulk and interrupt endpoints
Automatic data retry mechanism
Data toggle synchronization mechanism
Suspend and resume power management functions
Remote Wake-Up function
Endpoint buffers RAM interface
2 x 1024 Bytes FIFO size for isochronous endpoints
Up to 64 Bytes buffer size for each bulk, interrupt and control endpoints
Microcontroller interface
Asynchronous address and data bus interfaces, and read and write control signals. (Internally synchronized within the CUSB core)
Interrupt request signals for application microcontroller
Interrupt vector for autovector interrupts"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook