Poll
Correlator IP Core
Features
Supports 1 to 8 bit input data width
Supports 1 to 256 channels
Supports a correlation window from 8 to 2048 taps
Supports oversampled input data from 2x to 8x
Supports real correlations for either signed or unsigned data
Supports complex correlations for signed data
Allows the user to tune the performance of the design by specifying the values of several parameters
Provides a selectable input FIFO for maximum data throughput
Allows the user to specify the number of coefficient sequences desired, from 1 to 256"
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |