World's 1st FPGA/CPLD Portal

"Features
Electronic Code Book algorithm
Optional support for CBC mode if required
32 bit data and control bus interface
Support for 128, 196 and 256 bit keys
Automatic generation of key context from key data
Core verified through NIST FIPS vectors ensure complete standards compliance
General Description
The Advanced Encryption Standard (AES) algorithm is a subset of the Rijndael algorithm. It was selected by NIST as a replacement algorithm for DES which is no longer considered cryptographically secure due to the susceptibility of brute force attacks using modern computational power. The AES algorithm is a 128 bit block cipher and supports three different key sizes; 128, 192, and 256 bits.

The CLP-11 implementation fully supports the AES algorithm for all key sizes. The goal of the design was to create a design in a very small silicon footprint which is suitable for throughput in the 1 Mbps to 40 Mbps range. Unlike other small gate count cores, the CLP-11 implements the complete cipher operation including key expansion, encryption and decryption. The CLP-11 uses the base cipher mode AES-ECB (Electronic Code Book). The core can be wrapped with additional logic to support any other AES modes such as CBC, OFB, CRB, CTR, CCM, etc.
The core operates in one of three modes:
Key update - pass the key then expands the key for a cipher operation
Encrypt plaintext at the input to ciphertext at the output
Decrypt ciphertext at the input to plaintext at the output"