Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

CIC Compiler

IP Vendor: 
Altera
IP Target Vendor: 
Altera
IP Type: 
Design
IP Category: 
DSP - Digital Signal Processing
IP Supported FPGA Device: 
Cyclone
Cyclone II
Cyclone III
Hardcopy II
Hardcopy Stratix
Stratix
Stratix GX
Stratix II
Stratix II GX
Stratix III
IP Description: 

"Features
The Altera CIC Compiler implements a cascaded integrator-comb filter MegaCore® function and supports the following features:

Data ports are compatible with the Avalon® Streaming interface
Easy-to-use MegaWizard® interface for parameterization and hardware generation
Intellectual property (IP) functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators
Support for OpenCore Plus evaluation
DSP Builder ready
Selectable decimation or interpolation filter types
Configurable number of stages (1 to 12)
Interpolation and decimation rate change factors (1 to 32,000)
Two differential delay options (1 or 2)
Configurable input data width (1 to 32 bits)
Configurable output data width (1 to full resolution data width)
Selectable output rounding modes (truncation, convergent rounding, rounding up, or saturation)
Single clock domain
Up to 1,024 channels
Hogenauer pruning support
General Description
CIC filters (also known as Hogenauer filters) are computationally efficient for extracting baseband signals from narrow-band sources using decimation, and for constructing narrow-band signals from processed baseband signals using interpolation.

Therefore, CIC allows for an economical hardware implementation of a filter, and is widely used in sample rate conversion designs such as digital down converters (DDC) and digital up converters (DUC)."

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook