Poll
CAN Bus Controller 2.0B
"The CAST CAN bus controller core is described at the RTL system level, which allows you to easily target various technologies. The CAN bus core is based on the CAN principle and meets all constraints of the CAN specification 2.0B. For buffering of received or transmitted messages, three 13-byte buffers are used. In practice no overload frames will be generated
Device Family Support
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-II Pro
Spartan-3E
Spartan-3
Key Features
Implementation of the basic CAN specification
No generated Overload Frames
Receiving and transmitting of both identifiers (CAN specification 2.0B)
Programmable data rate up to 1 Mbps
Programmable baud rate prescaler (up to 1/30)"
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |