Poll
C8237 Programmable DMA Controller
Enable/Disable control of indi-vidual DMA requests Four, independent DMA chan-nels Independent auto-initialization of all channels Memory-to-Memory transfers Memory block initialization Address increment of decrementDirectly expandable to any number of channels End of process input for termi-nating transfers Software DMA requests Independent polarity control for DREQ and DACK signals The C8237 was developed in HDL and synthesizes to ap-proximately 5,500 gates depending on the technology used. Functionality based on the Intel
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |