Home
World's Largest FPGA/CPLD Portal

Poll

What is your preferred platform for FPGA Design Flow ?:

Burst Locked PLL

IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Spartan-3
Spartan-IIE
Virtex-II
Virtex-II Pro
IP Description: 

"The Pinpoint Solutions, Inc. BURST_PLL is a unique Phase Locked Loop (PLL) implementation that is optimized for use in NTSC digital video decoding. BURST_PLL will lock to a sampled sine wave (the subcarrier) that is present in bursts, outputting a number representative of the current phase of the subcarrier, even when burst data is not currently on the data lines. Through configuration options, many non-video uses are possible. BURST_PLL can be optimized for different sampling frequencies, allowing it to be the ideal solution for many applications.

Device Family Support
# Virtex-II Pro
# Virtex-II
# Spartan-3
# Spartan-IIE

Key Features
# Locks to subcarrier with 1 degree of accuracy within 1 frame for video applications. Even higher accuracy can be guaranteed in specific configurations.
# BURST_PLL is fully synchronous, scannable, and synthesizable.
# With Pinpoint Solutions' PLL Analyzer Tools, accuracy estimates are achieved quickly, before synthesis and simulation.
# No register-based configuration or core setup is required, yet real-time configuration is possible.
# Tested and optimized for NTSC video subcarrier regeneration.
# Ideal for any burst locked sinusoidal wave regeneration requirement.
# Designed for use in any system that samples at 4x the recovered signal rate or higher."

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook