Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

Block Convolutional Encoder

IP Vendor: 
Lattice
IP Target Vendor: 
Lattice
IP Type: 
Design
IP Category: 
Bus Interface and IO
IP Description: 

Features

Compatible with the Following Standards: IEEE 802.16-2004, IEEE 802.11a, 3GPP, 3GPP2 and DVB-S
Supports Both Continuous and Block Encoding
Variable Constraint Length from 3 to 9
Supports Both Zero Flushing and Tail Biting Termination Modes
Supports Both Internal and External Zero Padding in Zero Flushing Mode
Supports Both Internal and External Tail Adding in Tail Biting Mode
Supports a Wide Range of Programmable Code Rates (input_rate/output_rate)
User Defined Generator Polynomials
Output Puncturing with Unrestricted, User Programmable Puncture Patterns
Supports Dynamic Puncturing Mode, in Which Both the Code Rate and Puncture Patterns Can Be Varied through Ports
Punctured Code Rate Can Be Programmed to k/n, Where k Can Be from 2 to 12 and n Can Be from k+1 to 2k-1; Additionally, Rate 1/2 is Supported in Dynamic Puncture Mode"

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook