User login

Bit Error Rate Tester

IP Vendor:
Innocor, Ltd.
IP Type:
Design
IP Target Vendor:
Altera
IP Category:
Communication and Networking
IP Supported FPGA Device :
Stratix
Stratix II
Stratix II GX
Stratix III
IP Description:

"Features
Byte parallel interface
215 - 1, 220 - 1, 223 - 1 pseudo-random generators and detectors
Programmable test byte generator and detector
Transmit error insert (single, 10-3, and 10-6)
24-bit error and byte counters
Fully synchronous design

Description
Innocor's bit error rate tester is a high-performance core module for testing the performance of digital communication circuits and communication links. It generates and detects pseudo-random test patterns that conform to the Consulting Committee of International Telegraph and Telephone/International Telecommunication Union (CCITT/ITU) O.151 standard. A repetitive byte can also be generated and detected. It is designed with the goal of high-speed and low-logic usage."

Average rating
(1 vote)

Upcoming FPGA Events