World's Largest FPGA/CPLD Portal
Poll
What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278
G.975.1 A4 Enhanced Forward Error Correction (EFEC)
IP Vendor:
Avalon Microelectronics, Inc.
IP Type:
Design IP Description:
Compliant to the G.975.1.4 standard, this optical transport FEC can acheive high gain for 10G and 40G applications that can help replace ASSPs
Compliant to the G.975.1.4 standard, this optical transport FEC can acheive high gain for 10G and 40G applications that can help replace ASSPs
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |