World's Largest FPGA/CPLD Portal
Poll
What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278
10GE LAN PHY
IP Vendor:
Avalon Microelectronics, Inc.
IP Type:
Design IP Description:
Avalons 10GE LAN PHY IP is used to map 10GE onto an ODU2 frame.
Avalons 10GE LAN PHY IP is used to map 10GE onto an ODU2 frame.
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |