World's Largest FPGA/CPLD Portal
Poll
What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278
AES Encryption Family
IP Vendor:
Amphion Semiconductor, Ltd.
IP Target Vendor:
Xilinx
IP Type:
Design
IP Category:
Communication and Networking IP Supported FPGA Device:
Virtex
Virtex-E
Virtex-II
IP Description:
"The Amphion family of high-performance encryption cores is designed to achieve data privacy and authenticity in digital broadband, wireless, and multimedia systems. These high-performance application-specific silicon cores support the AES algorithm. Available under the terms of the SignOnce IP License.
Device Family Support
Virtex-II
Virtex-E
Virtex
Spartan"
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |