Poll
AES Encryption
"The CAST AES Encryption core is a full hardware implementation of the AES algorithm as described in the NIST's released documentation, suitable for a variety of applications. The algorithm offers strong and secure encryption with the added flexibility of variable key sizes.
Device Family Support
Virtex-II Pro
Virtex-II
Virtex-E
Virtex
Spartan-3
Spartan-IIE
Key Features
Supports ECB, OFB, CFB, CBC modes
Supports 128-, 192-, and 256-bit keys"
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |