World's Largest FPGA/CPLD Portal
Poll
What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278
Advanced SDR SDRAM Controller
IP Vendor:
Lattice
IP Target Vendor:
Lattice
IP Type:
Design
IP Category:
Memory Interface and Storage Element IP Description:
Synchronous DRAM (SDRAM) has become a mainstream memory of choice in embedded system memory design due to its speed. This SDRAM controller reference design, located between the SDRAM and the bus master, reduces the user's effort to deal with the SDRAM command interface by providing a simple generic system interface to the bus master.
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |