Platinum Sponsor
Featured Article
ESC - Embedded System Conference - Silicon Valley, CA
Apr 26 2010 8:00 amApr 29 2010 6:00 pmWhere:The San Jose McEnery Convention Center, San Jose, CAESC is the fastest-growing embedded event in the world, with events happening year-round in locations as Silicon Valley, Boston, India, the UK and France.
FPGA Poll & Survey
Planet FPGA - All FPGA blogs at one place
Tutorial
ADPCM, 512 Channel Duplex
"The Amphion family of adaptive differential pulse code modulators (ADPCMs) is designed to provide high-performance solutions for a broad range of applications requiring speech compression and decompression. The core supports 512 simplexchannels or 256 duplex channels. You can reconfigure the core on-line to change compression rates. Each channel is independently selectable for encoding or decoding.
Device Family Support
# Virtex-II
# Virtex-E
# Virtex
Key Features:-
# Fully compliant with ITU G.726, G.726a, G.727, and G.727a standards
# Supports µ-law, A-law"
Upcoming FPGA Events
- Xilinx DSP Design Platforms: Achieving 1000 GMACs of DSP performance with Xilinx FPGAs(Webcast)(Now)
- FPGA Virtual Summit(Webcast)(2 days)
- Accelerating Custom IC Layout with IC Station - San Jose, CA(Event or Conferences)(7 days)
- RocketLaunch webinar(Webcast)(9 days)
- How Physical Implementation realizes Power Intent Web Seminar(Webcast)(14 days)
Copyright 2008 @ FPGA Central. All rights reserved.
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location.
Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Centeral, Programmable logic, LUT, VLSI, SoC, Journal
Terms Of Use | Privacy Policy | About Us | Add to Site | Advertise with Us | Blog | Feedback | Powered By Lamingo Creator of eLagaan
  